Acknowledgement

The author wishes to express his gratitude to his advisor, Asst. Prof. Dr. Chalie Charoenlarpnopparut, who has helped and encouraged him throughout this study. Dr. Chalie also gave fruitful comments and suggestion in many topics of this study and on improvement of his study. Dr. Chalie also provided many brilliant ideas to solve problems and has advised him to improve his English skills. His special thank is offered to Dr. Chalie not only taking care of him in study but also in everything else.

The author is grateful to Assoc. Prof. Dr. Suwan Runggeratigul and Assoc. Prof. Dr. Waree Kongprawechon, committee members; They have provided many useful suggestions on this study.

A sincere thank is offered to Prof. Dr. Y. H. Lee, an external examiner, for reading his thesis and offered fruitful suggestions for improvements.

The author extends his sincere thanks to Mr. Wantawath Intato, Mr. Sunt Uttayarath and Mr. Aekapol Hirunyaaekapap are thanked for VHDL programming, FPGA implementation, some comments and also some brilliant ideas. Without their brilliant guidances and assistances, the author could not come up with this thesis.

The author also extends his sincere thanks to Mr. Itthichai Leelertyanon for technical discussions and assistances on the C++ codes, the FPGA implementation, some basic principles and also some brilliant ideas. Without his brilliant assistances, the author may not success with this thesis.

The author would like to thanks for the devotions from many teachers in the past. Thanks are also offered for the author's family, father, mother, sisters, and friends for giving him encouragement. Everything they have done gives him an inspiration and strength to pass through tough time.

Finally, the author thanks his friends for helping, sharing the new ideas to solve his problems through this study. He also would like to thanks and acknowledge every supports and he would like to dedicate this work to all people mentioned.